Quantcast
Channel: EngineerZone: Message List
Browsing all 24339 articles
Browse latest View live

Re: AD9520-4 EVM clock distribution problem

Hi Albert, Can you send me your register settings by saving a setup file in the GUI?  I will take a look at them and see if anything jumps out.  Can you also probe on the output of the balun to make...

View Article


Image may be NSFW.
Clik here to view.

Re: AD5732 can't let VoutB output

answer:1.  I can change the VoutA output Voltage Range(for example : +-10.8V  +-10V  +-5V);2. SCLK's  period  is 200us. all the timing are approprate.supply +-15V  reference  +2.5V  logic level +3.3V

View Article


Re: AD5732 can't let VoutB output

AGND and DGND is connected.

View Article

Re: AD5933EBZ-Problem regarding phase

HiI again done the same experiment.But i got the same result ,i got an upward graph for the capacitor(both impedance and phase).

View Article

Issue with the SPI0 in ADuCM361 controller

Hi,I am getting the problem with the SPI data Transmission. Details  are furnished below.We are configuring the SPI0 as Master - enable,                                              Continuous -...

View Article


Re: Issue with the SPI0 in ADuCM361 controller

Here I am giving the SCLK as 1KHz.

View Article

Image may be NSFW.
Clik here to view.

Re: HMC637LP5E solder void % on exposed ground paddle

Thanks Kagan. The Thermal Resistance of LFCSP/QFN packaged HMC637LP5E marginally changed below 50% void, according to the info from Hittite's web. I do not know whether the info is correct. Bias...

View Article

Image may be NSFW.
Clik here to view.

ADAU1761 i2s input limit

In the datasheet for ADAU1761, it is not clear to me if the following configuration would be possible:1 analog input channel1 stereo i2s input1 mono i2s input1 stereo i2s output What is an ideal ic...

View Article


AD9548 unresponsive after initial powerup

Our custom Zynq board's AD9548 appears unresponsive after initial powerup, with the Linux ad9548 driver reporting "Unrecognized CHIP_ID 0xFF". Resetting the board with our "poweron reset" switch allows...

View Article


Re: loopback test

Rick: If you want to do that, try things in the following order: - set the loop back - send the buffer to Tx (this buffer repeats) - start reading Rx (read 2x the Tx buffer, since you will not know...

View Article

Re: NLMS Block for ADAU1452?

Dear John, Thanks for the reply. Attached is my project. If you have time please check if i had made connection mistakes for the NLMS block. Thanks,Dan

View Article

Re: Synchro/Resolver Converters

Hi Ryan, Thanks for the update, but I would greatly appreciate if you can answer by following questions 1. What is the relationship between reference frequency and tracking rate. How did you arrive at...

View Article

Max speed ADV7612BSWZ-P, ADV7511KSTZ-P

I found a data sheet for the ADV7612 that lists the max pixel clock at 170MHz, but then in another part of the data sheet it says it supports resolutions up to 1600x1200. I am used to working in the...

View Article


EVAL-AD7985EDZ FPGA Code

I bought a EVAL-AD7985EDZ board from Mouser,  But could not find the directory "Evaluation Board FPGA Code"in the CD,  where can I download it? Thanks.

View Article

ADXL345, 3200Hz Data Ready makes ideal time interval?

Hi.  I.m trying to get high sampling rate data from ADXL345.So I set configurations as data rate as 3200Hz and receive data ready through INT1. ADXL345 makes interrupt signal well, but when I measure...

View Article


Image may be NSFW.
Clik here to view.

AD7682 Bandwidth VS Conversion Rate

 It is read from datasheet that 250KSPS throughput can only be achieved when ADC is working under full bandwidth. Does it mean that if I set the bandwidth register in ADC to 1/4 bandwidth, I can only...

View Article

Image may be NSFW.
Clik here to view.

AD-FMCDAQ2 PLL locking issue??

HiI uploaded this question a while ago but haven't got any response yet.Please have a look at this and I'd really appreciate your help.:I have an AD-FMCDAQ2 Rev. D and a KC705 board.Following the...

View Article


Image may be NSFW.
Clik here to view.

ADAU1761 Distorted Output

Hi All, Using the EVAL-ADAU1761Z, I tried 1761's basic DSP function and turns out that the output is distorted. INPUT     : single ended stereo at LAUX and RAUX (but used only RAUX in DSP program...

View Article

ad6676 reference design

Hi, In AD6676 refence design the ADC data comes out of the "axi_ad6676_gt" block from rx_data[63:0] and rx_clk_g outputs. I have sampling rate set as 200MHz and expecting to receive 16bit I and Q...

View Article

Re: BF537 UART comms

I have passed this issue with some software checks because of not having enough time to deepen on it. I m sure no transmission on is available but RX pin may be float. No error is detected. The only...

View Article
Browsing all 24339 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>