Hi,
After going through the schematic I realized that the FPGA should be fed by the 200MHz clk and so "fpga_selb" needs to be pulled high.
I modified the reference design increasing the width of the GPIO module and connecting the signal fpga_selb. This means that the VC707 reference design also needs modifications.
Now I can get data with KC705.
Regards