AD9625

I have an FPGA with a jesd204b_v52 ip core interfacing to an AD9625.

It seems we achieve CGS because the SYNC is asserted high.

And it appears we achieve ILAS because the registers in the jesd204b core are updated by the AD9625.

However, we never receive valid data from the AD9625.

Any ideas?